JPS6382015A - 歯抜けクロツク生成回路 - Google Patents
歯抜けクロツク生成回路Info
- Publication number
- JPS6382015A JPS6382015A JP61226853A JP22685386A JPS6382015A JP S6382015 A JPS6382015 A JP S6382015A JP 61226853 A JP61226853 A JP 61226853A JP 22685386 A JP22685386 A JP 22685386A JP S6382015 A JPS6382015 A JP S6382015A
- Authority
- JP
- Japan
- Prior art keywords
- master clock
- phase
- clock
- vco
- master
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61226853A JPS6382015A (ja) | 1986-09-25 | 1986-09-25 | 歯抜けクロツク生成回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61226853A JPS6382015A (ja) | 1986-09-25 | 1986-09-25 | 歯抜けクロツク生成回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6382015A true JPS6382015A (ja) | 1988-04-12 |
JPH0462616B2 JPH0462616B2 (en]) | 1992-10-07 |
Family
ID=16851590
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61226853A Granted JPS6382015A (ja) | 1986-09-25 | 1986-09-25 | 歯抜けクロツク生成回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6382015A (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010070830A1 (ja) * | 2008-12-17 | 2010-06-24 | 日本電気株式会社 | クロック分周回路、及びクロック分周方法 |
-
1986
- 1986-09-25 JP JP61226853A patent/JPS6382015A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010070830A1 (ja) * | 2008-12-17 | 2010-06-24 | 日本電気株式会社 | クロック分周回路、及びクロック分周方法 |
US8369477B2 (en) | 2008-12-17 | 2013-02-05 | Nec Corporation | Clock frequency divider circuit and clock frequency division method |
JP5338819B2 (ja) * | 2008-12-17 | 2013-11-13 | 日本電気株式会社 | クロック分周回路、及びクロック分周方法 |
Also Published As
Publication number | Publication date |
---|---|
JPH0462616B2 (en]) | 1992-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20140003570A1 (en) | Frequency divider with improved linearity for a fractional-n synthesizer using a multi-modulus prescaler | |
JPS6247379B2 (en]) | ||
JPS6138652B2 (en]) | ||
JPH08102661A (ja) | デジタル制御発振機 | |
JPH0732389B2 (ja) | クロツクジツタ抑圧回路 | |
JP3077276B2 (ja) | 対称な出力信号を得るための分数周波数分割器 | |
KR930000695B1 (ko) | 비트 동기를 위한 아날로그 및 디지틀 위상 검출기 | |
JPS6382015A (ja) | 歯抜けクロツク生成回路 | |
JP2660769B2 (ja) | 同期デジタルクロック用スケーラ | |
Hati et al. | Efficient design technique for pulse swallow based fractional-N frequency divider | |
JP2964916B2 (ja) | ディジタル位相同期回路及びこれを用いたデータ受信回路 | |
JPS61288520A (ja) | クロツク発生器 | |
CN114826257B (zh) | 小数-n分频锁相环及系统 | |
JP3325001B2 (ja) | シリアル−パラレル変換器 | |
JPH0951267A (ja) | 位相同期回路 | |
JP2520560B2 (ja) | 位相比較回路 | |
KR970004794B1 (ko) | 고속 비트 데이타 다중화장치 | |
JP4668430B2 (ja) | プリスケーラ及びpll回路 | |
JPH10150361A (ja) | 分周器及びpll回路 | |
RU1774497C (ru) | Устройство фазовой автоподстройки частоты | |
JP3408921B2 (ja) | 位相同期回路 | |
JPH0770996B2 (ja) | ギヤツプが付随する書込みクロツクからギヤツプのない読出しクロツクへの変換方法および装置 | |
KR100238747B1 (ko) | 디지탈 위상동기루프(d-pll)의 클럭발생회로 | |
JPH0715323A (ja) | ディジタル位相同期制御回路 | |
JPH022717A (ja) | デェジタルpll回路 |